View HY51V17403HGJ-5_8293478.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

hy51v(s)17403hg/hgl 4m x 4bit edo dram this document is a general product description and is subject to change without notice. hyundai electronics does not assume any responsibility for use of circuits described. no patent licenses are implied. rev.0.1/apr.01 description features ? fast access time and cycle time ordering information part no trac tcac trc thpc hy51v(s)17403hg/hgl-5 50ns 13ns 84ns 20ns hy51v(s)17403hg/hgl-6 60ns 15ns 104ns 25ns hy51v(s)17403hg/hgl-7 70ns 18ns 124ns 30ns 50ns 60ns 70ns active 432mw 369mw 360mw standby 7.2mw(cmos level max) 0.36mw (l-version : max) part number access time package hy51v(s)17403hgj/hg(l)j-5 hy51v(s)17403hgj/hg(l)j-6 hy51v(s)17403hgj/hg(l)j-7 50ns 60ns 70ns 300mil 24(26)pin soj hy51v(s)17403hgt/hg(l)t-5 hy51v(s)17403hgt/hg(l)t-6 hy51v(s)17403hgt/hg(l)t-7 50ns 60ns 70ns 300mil 24(26)pin tsop-ii preliminary the hy51v(s)1 7 403hg/hgl is the new generation dynamic ram organized 4,194,304 words x 4bit. hy51v(s)1 7 403hg/hgl has realized higher density, higher performance and various functions by utiliz- ing advanced cmos process technology. the hy51v(s)1 7 403hg/hgl offers extended data out page- mode as a high speed access mode. multiplexed address inputs permit the hy51v(s)1 7 403hg/hgl to be packaged in standard 300mil 24(26)pin soj and 24(26) pin tsop-ii. the package size provides high sys- tem bit densities and is compatible with widely available automated testing and insertion equipment. system oriented features include single power supply 3.3v +/- 0.3v tolerance, direct interfacing capability with high performance logic families such as schottky ttl. ? extended data out mode capability ? read-modify-write capability ? multi-bit parallel test capability ? ttl(3.3v) compatible inputs and outputs ? /ras only, cas-before-/ras, hidden and self refresh(l-version) capability ? jedec standard pinout ? 24(26)pin plastic soj / 24(26)pin tsop-ii ? single power supply of 3.3v +/- 0.3v ? battery back up operation(l-version) ? power dissipation ? refresh cycle part no ref normal l-part hy51v17403hg 2k 32ms hy51v17403hgl 2k 128ms (s) : self refresh, (l) : low power
hy51v(s)17403hg/hgl rev.0.1/apr.01 2 pin configuration pin function /ras row address strobe /cas column address strobe /we write enable /oe output enable a0-a11 address inputs a0-a11 refresh address inputs i/o 1- i/o 4 data input / output vcc power (3.3v) vss ground nc no connection pin description v cc i/o1 i/o2 we ras a11 a10 a0 a1 a2 a3 v cc v ss i/o4 i/o3 cas oe a9 a8 a7 a6 a5 a4 v ss 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 24 25 26 24(26) pin plastic soj v cc i/o1 i/o2 we ras a11 a10 a0 a1 a2 a3 v cc v ss i/o4 i/o3 cas oe a9 a8 a7 a6 a5 a4 v ss 1 2 3 4 5 6 8 9 10 11 12 13 14 15 16 17 18 19 21 22 23 24 25 26 24(26) pin plastic tsop-ii
hy51v(s)17403hg/hgl rev.0.1/apr.01 3 absolute maximum ratings recommended dc operating conditions (ta=0 to 70 o c) note : all voltages are referenced to vss parameter symbol rating unit ambient temperature t a 0 ~ 70 o c storage temperature t stg -55 ~ 125 o c voltage on any pin relative to v ss v t -0.5 ~ vcc + 0.5 (max 4.6v) v voltage on v cc relative to v ss v cc -0.5 ~ 4.6 v short circuit output current i out 50 ma power dissipation p t 1 w parameter symbol min typ. max unit note power supply voltage v cc 3.0 3.3 3.6 v input high voltage v ih 2.0 - v cc + 0.3 v input low voltage v il -0.3 - 0.8 v
hy51v(s)17403hg/hgl rev.0.1/apr.01 4 dc characteristics (vcc = 3.3v +/- 10%, ta=0 to 70 c ) note : 1. icc depends on output load condition when the device is selected, icc(max) is specified at the output open condition 2. address can be changed once or less while /ras=vil 3. address can be changed once or less while /cas=vih 4. /cas = l (<=0.2) while /ras=l (<=0.2) 5. l-version symbol parameter min max unit note voh output level output level voltage(iout= -2ma) 2.4 vcc v vol output level output level voltage(iout=2ma) 0 0.4 v icc1 operating current average power supply operating current ( /ras, /cas cycling : trc = trc min) 50ns - 100 ma 1, 2 60ns - 90 70ns - 80 i cc2 standby current (ttl interface) power supply standby current (/ras, /cas=vih, dout = high-z) - 2 ma icc3 /ras only refresh current average power supply current /ras only refresh mode (trc= trc min) 50ns - 100 ma 2 60ns - 90 70ns - 80 icc4 fast page mode current average power supply current fast page mode (tpc=tpc min) 50ns - 90 ma 1, 3 60ns - 80 70ns - 75 icc5 cmos interface ( /ras, /cas >= vcc-0.2v, dout = high-z) - 1 ma standby current ( l-version) - 100 ua 4 icc6 /cas-before-/ras refresh current (trc=trc min) 50ns - 100 ma 60ns - 90 70ns - 80 icc7 battery back up operating current (standby with cbr refresh) (trc=31.3us, tras<=0.3us, dout=high-z) - 300 ua 4 icc8 standby current ( /ras = vih, /cas = vil, dout=enable) - 5 ua 1 icc9 self refresh current (/ras, /cas <=0.2v, dout=high-z, cmos interface) - 200 ua 4 ii(l) input leakage current, any input (0v<= vin<=4.6v) -10 10 ua io(l) output leakage current, (dout is disabled, 0v<= vout<=4.6v) -10 10 ua
hy51v(s)17403hg/hgl rev.0.1/apr.01 5 capacitance (vcc=3.3v +/-10%, ta=25 c ) note : 1. capacitance measured with boonton meter or effective capacitance measuring method. 2. /cas = v ih to disable d out ac characteristics (vcc=3.3v +/-10%, ta=0~70c, note 1, 2, 18) read, write, read-modify-write and refresh cycle parameter symbol min. max unit note input capacitance (address) ci1 - 5 pf 1 input capacitance (clocks) ci2 - 7 pf 1 output capacitance (data-in, data-out) ci/o - 7 pf 1, 2 parameter symbol -50 -60 -70 unit note min max min max min max random read or write cycle time t rc 84 - 104 - 124 - ns /ras precharge time t rp 30 - 40 - 50 - ns /cas precharge time t cp 8 - 10 - 13 - ns /ras pulse width t ras 50 10,000 60 10,000 70 10,000 ns /cas pulse width t cas 8 10,000 10 10,000 13 10,000 ns row address set-up time t asr 0 - 0 - 0 - ns row address hold time t rah 8 - 10 - 10 - ns column address set-up time t asc 0 - 0 - 0 - ns column address hold time t cah 8 - 10 - 13 - ns /ras to /cas delay time t rcd 12 37 14 45 14 52 ns 3 /ras to column address delay time t rad 10 25 12 30 12 35 ns 4 /ras hold time t rsh 10 - 13 - 13 - ns /cas hold time t csh 35 - 40 - 45 - ns /cas to /ras precharge time t crp 5 - 5 - 5 - ns test condition ? input rise and fall times = 2ns ? input levels : v il =0v, v ih =3v ? input timing reference level : v il /v ih = 0.8/2.0v ? output timing reference level : v ol /v oh =0.8/0.2v ? output load : 1 ttl gate + c l (100pf) ( including scope and jig )
hy51v(s)17403hg/hgl rev.0.1/apr.01 6 - continued - read cycle parameter symbol -50 -60 -70 unit note min max min max min max /oe to din delay time t odd 13 - 15 - 18 - ns 5 /oe delay time from din t dzo 0 - 0 - 0 - ns 6 /cas delay time from din tdzc 0 - 0 - 0 - ns 6 transition time ( rise and fall) t t 2 50 2 50 2 50 ns 7 refresh period t ref - 32 - 32 - 32 ms 2k ref. refresh period (l-version) - 128 - 128 - 128 ms 2k ref. parameter symbol -50 -60 -70 unit note min max min max min max access time from /ras t rac - 50 - 60 - 70 ns 8,9,19 access time from /cas t cac - 13 - 15 - 18 ns 9,10, 17,19 access time from column address taa - 25 - 30 - 35 ns 9,11, 17,19 access time from /oe t oac - 13 - 15 - 18 ns 9 read command set-up time t rcs 0 - 0 - 0 - ns read command hold time to /cas trch 0 - 0 - 0 - ns 12 read command hold time from /ras t rchr 50 - 60 - 70 - ns read command hold time to /ras t rrh 5 - 5 - 5 - ns 12 column address to /ras lead time t ral 25 - 30 - 35 - ns column address to /cas lead time tcal 15 - 18 - 23 - ns /cas to output in low-z tclz 0 - 0 - 0 - ns output data hold time t oh 3 - 3 - 3 - ns output data hold time from /oe toho 3 - 3 - 3 - ns output buffer turn off time to /oe t oez - 13 - 15 - 15 ns 13 output buffer turn off time t off - 13 - 15 - 15 ns 13 /cas to din delay time tcdd 13 - 15 - 18 - ns 5 output data hold time from /ras t ohr 3 - 3 - 3 - ns output buffer turn-off time to /ras tofr - 13 - 15 - 15 ns output buffer turn off time to /we t wez - 13 - 15 - 15 ns /we to din delay time t wdd 13 - 15 - 18 - ns /ras to din delay time trdd 13 - 15 - 18 - ns
hy51v(s)17403hg/hgl rev.0.1/apr.01 7 write cycle read-modify-write cycle refresh cycle parameter symbol -50 -60 -70 unit note min max min max min max write command set-up time twcs 0 - 0 - 0 - ns 14 write command hold time t wch 8 - 10 - 13 - ns write command pulse width twp 8 - 10 - 10 - ns write command to /ras lead time t rwl 8 - 10 - 13 - ns write command to /cas lead time t cwl 8 - 10 - 13 - ns data-in set-up time tds 0 - 0 - 0 - ns 15 data-in hold time tdh 8 - 10 - 13 - ns 15 parameter symbol -50 -60 -70 unit note min max min max min max read-modify-write cycle time trwc 111 - 136 - 161 - ns /ras to /we delay time t rwd 67 - 79 - 92 - ns 14 /cas to /we delay time tcwd 30 - 34 - 40 - ns 14 column address to /we delay time t awd 42 - 49 - 57 - ns 14 /oe hold time from /we t oeh 13 - 15 - 18 - ns parameter symbol -50 -60 -70 unit note min max min max min max /cas set-up time ( /cas-before-/ras refresh cycle) tcsr 5 - 5 - 5 - ns /cas hold time ( /cas-before-/ras refresh cycle) t chr 8 - 10 - 10 - ns /we setup time ( /cas-before-/ras refresh cycle) t wrp 0 - 0 - 0 - ns /we hold time ( /cas-before-/ras refresh cycle) t wrh 10 - 10 - 10 - ns /ras precharge to /cas hold time ( /cas-before-/ras refresh cycle) t rpc 5 - 5 - 5 - ns
hy51v(s)17403hg/hgl rev.0.1/apr.01 8 edo page mode cycle edo page mode read-modify-write cycle test mode cycle self refresh mode(l-version) parameter symbol -50 -60 -70 unit note min max min max min max edo mode cyle time thpc 20 - 25 - 30 - ns 20 edo mode /ras pulse width trasp - 100k - 100k - 100k ns 16 access time from /cas precharge tacp - 30 - 35 - 40 ns 9,17,19 /ras hold time from /cas precharge trhcp 30 - 35 - 40 - ns output data hold time from /cas low tdoh 3 - 3 - 3 - ns 9 /cas hold time referred /oe tcol 8 - 10 - 13 - ns /cas to /oe setup time tcop 5 - 5 - 5 - ns read command hold time from /cas precharge trhcp 30 - 35 - 40 - ns parameter symbol -50 -60 -70 unit note min max min max min max edo page read-modify-write cycle time thprwc 57 - 68 - 79 - ns edo mode read-modify-write cycle /cas precharge to /we delay time tcpw 45 - 54 - 62 - ns 14 parameter symbol -50 -60 -70 unit note min max min max min max test mode /we setup time twts 0 - 0 - 0 - ns test mode /we hold time twth 10 - 10 - 10 - ns parameter symbol -50 -60 -70 unit note min max min max min max /ras pulse width (self refresh) trass 100 - 100 - 100 - us /ras precharge time(self refresh) trps 90 - 110 - 130 - ns /cas hold time(self refresh) tchs -50 - -50 - -50 - ns
hy51v(s)17403hg/hgl rev.0.1/apr.01 9 notes : 1. ac measurements assume t t = 2ns 2. ac initial pause of 200us is required after power up followed by a minimum of eight initialization cycles ( any combination of cycles containing /ras-only refresh or /cas-before-/ras refresh) if the internal refresh counter is used, a minimum of eight /cas-before-/ras refresh cycle are required. 3. operation with the t rcd (max) limit insures that t rac (max) can be met, t rcd (max) is specified as a reference point only : if t rcd is greater than the specified t rcd (max) limit, then access time is controlled exclusively by t cac . 4. operation with the t rad (max) limit insures that t rac (max) can be met, t rad (max) is specified as a reference point only : if t rad is greater than the specified t rad (max) limit, then access time is controlled exclusively by t aa . 5. either t odd or t cdd must be satisfied. 6. either t dzo or t dzc must be satisfied. 7. v ih (min) and v il (max) are reference levels for measuring timing of input signals, also transition times are measured between v ih (min) and v il (max) 8. assumes that t rcd <=t rcd (max) and t rad <=t rad (max). if t rcd or t rad is greater than the maximum recommended value shown in this table, t rac exceeds the value shown 9. measured with a load circuit equivalent to 1 ttl loads and 100pf.( v oh =2.0v, v ol =0.8v) 10. assumes that t rcd >=t rcd (max) and t rcd + t cac (max) >= t rad + t aa (max) 11. assumes that t rad >=t rad (max) and t rcd + t cac (max) <= t rad + t aa (max) 12. either t rch of t rrh must be satified for a read cycles 13. t off (max), t oez (max), t ofr (max) and t wez (max) define the time at which the outputs achieve the open circuit condition and is not referenced to output voltage levels 14. t wcs , t rwd , t cwd , t awd and t cpw are not restrictive operating parameters. they are included in the data sheet as electrical characteristics only : if t wcs >=t wcs (min), the cycle is an early write cycle and the data out pin will remain open circuit(high impedance) throughout the entire cycle : if t rwd >=t rwd (min), t cwd >=t cwd (min), t awd >=t awd (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell : if neither of the above sets of conditions is satified, the condition of the data out (at access time) is indeterminate. 15. these parameters are referenced to /cas leading edge in early write cycles and to /we leading edge in delayed write or read-modify-write cycles 16. t rasp defines /ras pulse width in edo p age mode cycles
hy51v(s)17403hg/hgl rev.0.1/apr.01 10 17. access time is determined by the longest among t aa or t cac or t acp 18. the 16m dram offers 16 bit time saving parallel test mode. address ca0 and ca1 for the 4mx4 are don?t care during test mode. test mode is set by performing a /we-and-/cas-before-/ras(wcbr) cycle. in 16bit parallel test mode, data is written into 4 bits in parallel at each i/o(i/o 1 to i/o4) and read out from each i/o. if 4 bits of each i/o are equal (all 1s or 0s), data output pin is a high state during test mode read cycle, then the device has passed. if they are not equal, data output pin is a low state, then the device has failed. refresh during test mode operation can be performed by normal read cycles or by wcbr refresh cycles. to get out of test mode and enter a normal operation mode, perform either a regular /cas-before-/ras refresh cycle or /ras-only refresh cycle. 19. in a test mode read cycle, the value of t rac , t aa , t cac and t acp is delayed by 2ns to 5ns for the specified value. these parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet 20. t hpc (min) can be achieved during a series of edo page mode write cycles or edo page mode read cycles. if both write and read operation are mixed in a edo page mode /ras cycle(edo page mode mix cycle (1)(2)), minimum value of /cas cycle(t cas +t cp +2t t ) becomes greater than the specified t hpc (min) value. the value of /cas cycle time of mixed edo page mode is shown in edo page mode mix cycle (1) and (2)
hy51v(s)17403hg/hgl rev.0.1/apr.01 11 package information unit: inches (mm) 24(26) pin tsop - ii 24(26) pin soj 0.669(17.00) max 0.661(16.80) min 0.295(7.49) min 0.329(8.38) min 0.340(8.64) max 0.147(3.75) max 0.128(3.25) min 0.020(0.50) max 0.015(0.38) min typ 0.050(1.27) 0.305(7.75) max 0.260(6.60) min 0.275(6.99) max 0.025(0.64) min 0.032(0.81) max 0.026(0.66) min 0.085(2.16) min 0.020(0.50) max 0.012(0.30) min typ 0.050(1.27) 0.007(0.18) max 0.003(0.08) min 0.047(1.20) max 0.041(1.05) max 0.037(0.95) min 0.296(7.52) min 0.303(7.72) max 0.678(17.24) max 0.670(17.04) min 0.355(9.02) min 0.371(9.42) max 0.024(0.60) max 0.016(0.40) min 0.008(0.21) max 0.004(0.12) min 0 ~ 5 deg

▲Up To Search▲

Price & Availability of HY51V17403HGJ-5

	To Download HY51V17403HGJ-5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .